Abstract: This paper presents a new approach for the real-time simulation of electrical motors based on a single FPGA chip. The study is aimed at not only developing a high performance and flexible platform for testing and rapid prototyping of motor control systems, but also providing a low-cost replacement supplement of large and expensive electrical machines for education purposes. A non-linear model is introduced, which represent a typical motor with a rated power of 70kW. The real time simulation is based on the well-known Runge-Kutta solver, but it is revised and optimised for PFGA implementations. Other implementation issues are also studied, including the conversion from floating point to fixed point data processing and development of appropriate processing architecture.
INTRODUCTION
Electrical machines are found in many different industrial and domestic applications, and the level of control for those machines varies significantly and is mainly dependent upon specific requirements and conditions the machines are designed to work with. High performance drive systems often involves complex algorithms and control structures, especially where the load characteristics are complex and uncertain. In the last two-three decades, design techniques for the development of motor control systems have made huge advances and computer simulations are widely used particularly at early stages of a development/design cycle to establish an essential understanding of the problems and to find appropriate solutions. However, there is a still a desire and real need for effective testing tools to commission real time control systems in full operation conditions off-line in order to minimise the time and cost. A number of hardware-in-loop systems are available and can be used for the purpose, but those tend to be expensive and require great computing power to ensure the execution of simulation algorithms in real time. In one such a development, three Texas TMS320C40 DSPs were used in order to achieve desired real time performances (Jack et al, 1998) . The complexity of the models has been identified as the main cause of the high demand, but the nature of the largely sequential processing of software algorithms also contributes significantly to the problem.
Recently, there is a growing trend to use the systemon-chip technology of the implementation of large and complex processing tasks on a single chip (hardware) enabled by the much greater and increasing capacities of the latest FPGA chips. There are obvious advantages such as simplicity and low costs, because there is no longer the need to rely on traditional CPUs and associated peripherals. In the area of motor control systems, the new approach has been used to realise fairly complex control algorithms (Kim et al, 2001; and Ricci and Le-Huy, 2002) , and to process signals from encoder measurements (Tsai and Chen, 2002) . This paper studies a novel solution for the real time simulation of electrical motors, based on the latest FPGA devices. The main aim of the study is to provide a flexible platform for rapid development, testing and commissioning of real time control algorithms and functionalities, which will be suitable and adaptable for use at any stage of the development of control systems. There is also an added benefit that such a system can be readily used in higher education to replace/supplement large and expensive electrical machines. Although real time simulations based on DSPs and/or microprocessors have been developed for many applications before, this study will be concerned with the FPGA-only approach by exploring a number of advantages offered by the new technology. Some findings of the research such as the selection of word-length and step size have been reported (Mei and Zhou, 2004) , and this paper is to focus on detailed implementations. A revised RungeKutta (or R-K) solver will be introduced, which is particularly suited for parallel data processing and hence FPGA implementations. Simulation algorithms and the development of appropriate processing architecture are also presented.
SIMULATION MODEL
A model of a medium-size dc motor as defined in equations 1-4 is used in the implementation (Mei and Zhou, 2004) . Equation 1-3 represent models of the armature winding, the rotor dynamics and the field winding respectively. Equation 4 defines the electrical and mechanical constants of the motor, which are a function of the motor flux. There are three inputs to the motor -V a , V f and T L The armature voltage (V a ) is normally regulated by an external controller to achieve pre-defined performance requirements. The field voltage (V f ) is controlled independently in a separately-excited machine, but changes are normally slow and only needed at high speeds where field weakening becomes necessary. The load T L may vary significantly from application to application. It can be largely static in some cases and therefore straight forward to model. However in many high performance drives, the load characteristics are very complex and sometimes nonlinear and therefore it would be necessary to include the models for the system which the motor is used to drive. The number of output required from the model will be dependent upon those demanded by the controllers, but the armature current, field current, rotor speed and angular displacement are likely outputs required for a feedback control.
(1)
The non-linearity due to the saturation of motor flux is a common property for many electrical machines, and it must be considered in the model. Figure 1 shows how the flux and the inductance of the field winding vary nonlinearly with the field current, which is included in the simulation in the form of look-up tables. The model represents a motor with a power rating of 70kW. The rated armature voltage and current are 700V and 100A, and rated field current is 60A. All relevant motor parameters are defined in the appendix.
REVISED ALGORITHMS
The selection of a solver for the differential equations is a trade-off between the accuracy requirement and algorithm complexity. Amongst a number of different options (Davis, 1992) , a fourth-order R-K solver is chosen and shown to achieve sufficient accuracy, and will also be feasible for a hardware implementation. The standard R-K solver is shown in Equation 5.
For the motor model:
When implemented directly, the standard R-K solver takes five consecutive steps in each iteration to compute and update the state variables and there are also some computing repetitions. On the other hand, one of the key features of FPGA devices is the capability of parallel processing. The standard R-K algorithms are obviously not suited to take advantage of that feature, and a revised version is derived as shown below. Without the loss of generality, only two of the three differential equations of the model (equation 1 and 2) are used to demonstrated the problems and explain the proposed revision. Equation 3 will be dealt with separately later in section 5, as it is decoupled from equations 1 and 2.
Substituting x n , F(t,x n ) and K j into equations 5 produces the expanded polynomials of k j , m j (j=1, 2, 3, 4) and also i n+1 , ω n+1 . The five-step computations in each iteration required to obtain the state variables in every iteration are illustrated in Figure 2 .
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( 15) where This would be a highly inefficient use of FPGA resources and can be improved as follows. Equation 7 (for computing k 2 ) can be updated by eliminating k 1 and m 1 using equations 6 and 10, which gives:
where D j (j=1, 2, 3, 4, 5) are constants derived from C j (j=1, 2, 3, …, 8). Expressions for k 3 , k 4 , m 2 , m 3 , and m 4 can be similarly obtained. Consequently all k j and m j (j=1, 2, 3, 4) in equations (14) and (15) can be eliminated as shown in equations 17 and 18, where all coefficients E j (j=1,2, ..,14) are determined by the values of C j (j=1,2,..,10).
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The computation of all the terms in equations 17 and 18 can be carried in parallel as shown in Figure 3 . There is no extra space capacity required and there is in fact a small reduction in the number of logic elements used (from 1385 to 1271). However the computation time can be significantly reduced (from 498.5ns to 134.80 ns). The comparisons are made using the report generated by a FPGA compiler, where 1) programming software-Quartus II 4.0 Web Edition; 2) language-VHDL; 3) chipset-Altera FLEX10K EPF10K70RC240-4; and 4) precision of input signals of 14 bits are used. 
WORD-LENGTH AND SCALING FACTORS
Fixed-point processing is used to implement the revised algorithms. Simulation accuracy is ensured by selecting appropriate word-lengths (up to 33 bits) for the coefficients and variables. Unlike the standard processors, there is a much greater flexibility in the use of different word-lengths for different parameters and hence use of logic elements is minimised (Mei and Zhou, 2004) .
For given word lengths, the revised simulation algorithms are converted into integer format before the implementation. Equations 17 and 18 can be expressed in the forms as shown in equations 19 and 20, where all terms in brackets are rounded to the nearest integer numbers.
(19)
All S subcript are scaling factors used to maximise data precisions, and following relationships must stand.
(21)
The coefficients are scaled (using S 1 , S 2 , … S 14 ) such that all dividers are chosen to be the power of 2. This offers the obvious advantage of not needing the use of complex divisions, as they are replaced by the right shifts executable in a single clock cycle.
The scaling factors for the input variables are determined according to the resolution of the A/D converters and range of the input signals, whereas those for the state variables can be chosen in terms of the allocated word-lengths (WL in bits) and the ranges of the parameters, e.g.
Furthermore, different scaling factors for the state variables at current and next time steps are needed, as an use of same scaling factors affects the scaling of some coefficients (e.g. E 6 , E 7 , E 13 and E 14 ) and leads to a significant loss of data precision. Therefore additional scaling factors S i_b_1 , S i_b_2 , S ω_b_1 , and S ω_b_2 are used for re-scaling at each iteration.
Computations of equations 19 and 20 on a FPGA including considerations for scaling and re-scaling are illustrated in Figure 4 , where the superscript (′) represents scaled variables and coefficients. 
FIELD CUURENT AND NON-LINEAR PROPERTIES
As shown in Figure 3 , the generation of field current is only dependent on parameters of the field winding and the voltage applied to the winding, and therefore can be solved independently. A solution for equation 3 is derived using the procedure presented in section 3 which is then applied with appropriate scaling to convert it into integer format as given in equation 25.
(25) where
The field current produces the necessary flux in the motors, which directly affects the generation of the armature current (via the back emf, or the electrical time constant K e ) and that of the motor torque (via the mechanical time constant K t , and indirectly via the armature current). This is further complicated by the non-linear relationships between the field current and the flux due to flux saturations which is common in many electrical machines.
Therefore the entire simulation algorithms at each iteration are tackled as follows. Equation 25 is solved first to update the value of i f which is then used to find corresponding flux level, coefficients E f1 , E f2 , E f3 , E f4 and values of K e and K t using look up tables defined by the non-linear relationships as shown in Figure 1 . Finally, equations 19 and 20 are solved to update the values of the armature current and rotor speed.
HARDWARE IMPLEMENTATION
The real time simulation system is developed based on a FPGA chip (Altera FLEX 10K ® EPF10K70), and a block diagram of the hardware design is shown in Figure 5 . In addition to the FPGA chip, some peripherals are necessary to communicate with external sources. A/D converters are used to input the voltages applied to the motor model, whereas DC converters are used to output simulation results such as the stator current, the speed and angular position of the rotor.
On the FPGA chip, the core element is for the implementation of the revised R-K differential equation solver, but a number of other features are also included. A relatively small part of the FPGA is assigned for the control of A/D and D/A converters, which will be executed separately from the main part of the algorithms. The design also allows for the implementation of models to simulate the dynamics and other key features of sensors. This will be useful for testing motor controllers that require those measurements, but without the need for real sensors. The internal design of the FPGA is carried out using a combination of VHDL and schematic diagram methods. Loop up tables are stored in the data storage area on the FPGA chip. Figures 6 and 7 give the experimental results of the armature current and the motor speed, where a superimposed triangular voltage is applied to the armature winding. It can be seen that, when the input voltage is increased or decreased at a constant rate, a constant current (after a transition) and hence a constant torque is produced to provide the constant acceleration/deceleration of the motor speed. The transition in the armature current is caused by the armature time constant. The time constant is small because of the relatively large inductance.
In Figure 8 where a sinusoidal voltage is superimposed, there is a clear phase difference which is determined largely the mechanical characteristics and the load of the motor. This paper has presented the development of a real time simulation system for electrical motors based on a single FPGA chip, without the use of conventional microprocessors or DSPs. A non-linear motor model has been introduced. A fourth order Runge-Kutta method is selected as the differential equation solver, but revised algorithms have been derived which converts a 5-step computation per iteration into a single step one in order to take advantages of parallel processing capability of a FPGA device. Scaling techniques for fixed-point calculations have also been shown to be effective.
The system development based on a FPGA chip (Altera FLEX10K EPF10K70RC240-4) has indicated that the simulation of the motor can be achieved in real time with a maximum error around 0.1% or less, which is acceptable in most practical applications. A total of 2462 logic elements are required and the run time per iteration is less than 195 ns.
